Micron Hiring Semi Conductor Engineer Batch 2022 – Apply Now

Micro Hiring Semi Conductor Engineer Eligibility batch 2022 so freshers apply Now for more Details go through the pge and then link.

About Team

For nearly 40 years, Micron Technology, Inc. has redefined innovation with the world’s most advanced memory and semiconductor technologies. We’re an international team of visionaries and scientists, developing groundbreaking technologies that are transforming how the world uses information to enrich life.  Our Global team is growing and we are looking for a passionate Memory Circuit Design & Verification Engineer in Micron Technology’s DRAM and Emerging Memory Group (DEG) in India.

Micron Hiring Freshers

Responsibilities

Participate in simulating, analyzing and debugging pre-silicon full chip designs by applying leading edge verification technique
Develop Test cases/Stimulus to increase the functional coverage for all DRAM and emerging memory architectures and features.
Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements.
Co-work with international colleagues on developing new verification flows to take on the challenges in DRAM and emerging memory design.
Participate in developing verification methodology and verification environments for advanced DRAM and emerging memory products.

Core Requirements

Analytical capability for complex gate level circuit designs
Basic understanding of CMOS circuit designs
Familiar with both SPICE and Verilog simulations
Good communication skills and ability to work well in a team

Location: Hyderabad , Telangana

Peferred:

Bachelors or Masters in any of the following streams – EE, EEE, Engineering Physics, IC&Sys, EI, VLSI

Note

All Company names, logos, and brands are the Intellectual Property of their respective owners. All company, product, and service names used in this website are for identification purposes only

Leave a Reply

Your email address will not be published. Required fields are marked *